


## Features

- **HIGH DENSITY PROGRAMMABLE LOGIC**
  - 2000 PLD Gates
  - 64 and 32 I/O Pin Versions, Four Dedicated Inputs
  - 64 Registers
  - High Speed Global Interconnect
  - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
  - Small Logic Block Size for Random Logic
- **3.3V LOW VOLTAGE 2064 ARCHITECTURE**
  - Interfaces with Standard 5V TTL Devices
  - The 64 I/O Pin Version is Fuse Map Compatible with 5V ispLSI 2064
- **HIGH-PERFORMANCE E<sup>2</sup>CMS<sup>®</sup> TECHNOLOGY**
  - $f_{max} = 100\text{MHz}$  Maximum Operating Frequency
  - $t_{pd} = 7.5\text{ns}$  Propagation Delay
  - Electrically Erasable and Reprogrammable
  - Non-Volatile
  - 100% Tested at Time of Manufacture
  - Unused Product Term Shutdown Saves Power
- **IN-SYSTEM PROGRAMMABLE**
  - 3.3V In-System Programmability (ISP<sup>™</sup>) Using Boundary Scan Test Access Port (TAP)
  - Open-Drain Output Option for Flexible Bus Interface Capability, Allowing Easy Implementation of Wired-OR or Bus Arbitration Logic
  - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
  - Reprogram Soldered Devices for Faster Prototyping
- **THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs**
  - Enhanced Pin Locking Capability
  - Three Dedicated Clock Input Pins
  - Synchronous and Asynchronous Clocks
  - Programmable Output Slew Rate Control
  - Flexible Pin Placement
  - Optimized Global Routing Pool Provides Global Interconnectivity
- **ispEXPERT<sup>™</sup> – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING**
  - Superior Quality of Results
  - Tightly Integrated with Leading CAE Vendor Tools
  - Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER<sup>™</sup>
  - PC and UNIX Platforms

## Functional Block Diagram




## Description

The ispLSI 2064V is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2064V features in-system programmability through the Boundary Scan Test Access Port (TAP). The ispLSI 2064V offers non-volatile reprogrammability of the logic, as well as the interconnect, to provide truly reconfigurable systems.

The basic unit of logic on the ispLSI 2064V device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (see Figure 1). There are a total of 16 GLBs in the ispLSI 2064V device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

**Functional Block Diagram**

**Figure 1. ispLSI 2064V Functional Block Diagram (64-I/O and 32-I/O Versions)**



ispLSI  
2000V

The 64-I/O 2064V contains 64 I/O cells, while the 32-I/O version contains 32 I/O cells. Each I/O cell is directly connected to an I/O pin and can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise. Device pins can be safely driven to 5-Volt signal levels to support mixed-voltage systems.

Eight GLBs, 32 or 16 I/O cells, two dedicated inputs and two or one ORPs are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 32 or 16 universal I/O cells by two or one ORPs. Each ispLSI 2064V device contains two Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2064V device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1,

Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

**Programmable Open-Drain Outputs**

In addition to the standard output configuration, the outputs of the ispLSI 2064V are individually programmable, either as a standard totem-pole output or an open-drain output. The totem-pole output drives the specified Voh and Vol levels, whereas the open-drain output drives only the specified Vol. The Voh level on the open-drain output depends on the external loading and pull-up. This output configuration is controlled by a programmable fuse. When this fuse is erased (JEDEC "1"), the output is configured as a totem-pole output. When this fuse is programmed (JEDEC "0"), the output is configured as an open-drain. The default configuration when the device is in bulk erased state is totem-pole configuration. The open-drain/totem-pole option is selectable through the ispEXPERT software tools.

**External Timing Parameters**

**Over Recommended Operating Conditions**

PARAMETER	TEST COND. <sup>4</sup>	# <sup>2</sup>	DESCRIPTION <sup>1</sup>	-100		-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>pd1</sub>	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	--	7.5	--	10.0	--	15.0	ns
t <sub>pd2</sub>	A	2	Data Propagation Delay	--	12.0	--	15.0	--	20.0	ns
f <sub>max</sub>	A	3	Clock Frequency with Internal Feedback <sup>3</sup>	102	--	80.0	--	61.7	--	MHz
f <sub>max</sub> (Ext.)	--	4	Clock Frequency with External Feedback ( $\frac{1}{t_{su2} + t_{co1}}$ )	83.3	--	64.5	--	51.3	--	MHz
f <sub>max</sub> (Tog.)	--	5	Clock Frequency, Max. Toggle	125	--	100	--	71.4	--	MHz
t <sub>su1</sub>	--	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.5	--	7.0	--	9.0	--	ns
t <sub>co1</sub>	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	--	5.0	--	6.5	--	8.5	ns
t <sub>h1</sub>	--	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	--	0.0	--	0.0	--	ns
t <sub>su2</sub>	--	9	GLB Reg. Setup Time before Clock	7.0	--	9.0	--	11.0	--	ns
t <sub>co2</sub>	--	10	GLB Reg. Clock to Output Delay	--	6.3	--	7.5	--	9.5	ns
t <sub>h2</sub>	--	11	GLB Reg. Hold Time after Clock	0.0	--	0.0	--	0.0	--	ns
t <sub>r1</sub>	A	12	Ext. Reset Pin to Output Delay	--	12.0	--	14.0	--	16.0	ns
t <sub>rw1</sub>	--	13	Ext. Reset Pulse Duration	5.0	--	7.0	--	8.0	--	ns
t <sub>ptoen</sub>	B	14	Input to Output Enable	--	13.0	--	15.0	--	18.0	ns
t <sub>ptoedis</sub>	C	15	Input to Output Disable	--	13.0	--	15.0	--	18.0	ns
t <sub>goen</sub>	B	16	Global OE Output Enable	--	7.5	--	10.0	--	12.0	ns
t <sub>goedis</sub>	C	17	Global OE Output Disable	--	7.5	--	10.0	--	12.0	ns
t <sub>wh</sub>	--	18	External Synchronous Clock Pulse Duration, High	4.0	--	5.0	--	7.0	--	ns
t <sub>wl</sub>	--	19	External Synchronous Clock Pulse Duration, Low	4.0	--	5.0	--	7.0	--	ns

Table 2-0030/2064V

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.